Usually, every time a bus bridge sees a transaction on 1 bus that have to be forwarded to the opposite, the initial transaction will have to wait until the forwarded transaction completes right before a result's All set. One particular notable exception takes place in the situation of memory writes. https://nathanlabsadvisory.com/forensic-audit-cyber-forensics/